☰

Experiments for Review

Experiments in Electronics & Communications

Embedded System Design with 8051 and PIC Microcontrollers

COEP Technological University, Pune

1. Programming for delay generation and effect of CPU clock
Link

2. Programming for I/O interfacing (LED and Switch interfacing)
Link

3. Programming with on-chip Timers/Counters
Link

4. Programming with on-chip ADC
Link

5. Programming for PWM generation
Link

Internet of Things Virtual Laboratory

Dayalbagh Educational Institute, Agra

1. To simulate interfacing of basics input components (pushbutton, potentiometer, slider switch and photoresistor) with Arduino.
Link

2. To simulate interfacing of basics output components (RGB Led, 7 segment, OLED, LCD 16*2 and buzzer) with Arduino.
Link

3. To simulate interfacing of multiple motors with Arduino.
Link

4. To simulate interfacing of multiple sensors with Arduino.
Link

5. Simulation of sending live sensors data on IoT Platform using HTTP Protocols and ESP8266/ESP32.
Link

6. Simulation of sending live sensors data on IoT Platform using MQTT Protocols and ESP8266/ESP32.
Link

7. Simulation of establishing master slave model using Arduino and I2C Protocols.
Link

8. Simulation of establishing interrelation between cloud (AWS, Microsoft Azure, ThingSpeak and IBM Bluemix) and ESP2866/ESP32.
Link

DLD Virtual Lab

IIIT Hyderabad

1. Adder Circuit
Link

10. State Diagrams
Link

2. Multiplexer
Link

3. Decoder with 7-Segment Display
Link

4. ALU with function
Link

5. Comparator
Link

6. Latch and Flip Flops
Link

7. Registers
Link

8. Counters
Link

9. Multipliers
Link

DLD with Verilog Virtual Laboratory

IIIT Hyderabad

1. Design of Adder circuit using Verilog
Link

2. Design of Multiplexer using Verilog
Link

3. Design of ALU using Verilog
Link

4. Design of Counter using Verilog
Link

5. Design of Comparator using Verilog
Link

6. Design of Latch and Flip Flops using Verilog
Link

7. Design of Register using Verilog
Link

8. Design of Multiplier using Verilog
Link

Error Correcting Codes Virtual Lab

IIIT Hyderabad

1. Linear Block Codes
Link

2. Generator Matrix and Parity-check matrix
Link

3. Hamming Codes
Link

4. Error detection and Correction, Standard Array, Syndrome Decoding
Link

5. Convolutional Codes and Viterbi Decoding
Link

6. Basics of Finite Fields
Link

7. Singleton bound, MDS codes Reed-Solomon Codes
Link

8. Cyclic codes
Link

9. BCH codes
Link

Wireless Communications Virtual Lab

IIIT Hyderabad

1. Pathloss and Shadowing
Link

2. Outage probability and cell coverage
Link

3. Two ray model based wireless channels
Link

4. Spatial diversity (SIMO, MISO)
Link

5. Spatial multiplexing (MIMO)
Link

6. Multiplexing vs. Diversity
Link

7. Receiver architecture: ZF and MMSE
Link

Probability and Random Processes

IIIT Hyderabad

1. Random Variables
Link

2. Discrete and Continuous Random Variables
Link

3. Functions of Random Variables
Link

4. Gaussian Random Vectors
Link

5. Central Limit Theorem
Link

Modern Coding Theory Virtual Lab

IIIT Hyderabad

1. Review of Block Codes
Link

2. Binary-Input Discrete Memoryless Channels
Link

3. Maximum Likelihood (ML) Decoding of Codes on Binary Input Channels
Link

4. LDPC Codes Introduction
Link

5. Message Passing Decoding of LDPC Codes on Erasure Channel
Link

VLSI Virtual Laboratory

IIIT Hyderabad

1. Schematic Design Of Transistor Level Inverter
Link

10. Layout Design
Link

2. Schematic Design Of Transistor Level NAND & NOR Gate
Link

3. Schematic Design Of Transistor Level XOR & XNOR Gate
Link

4. Schematic Design Of Pass Transistor Logic & Multiplexer
Link

5. Delay Estimation In Chain Of Inverters
Link

6. Schematic Design Of D-Latch and D-Flip Flop
Link

7. Spice Code Platform
Link

8. Design Of D-Flip Flop Using Verilog
Link

9. Design Of Digital Circuits Using Verilog
Link

VLSI with SPICE Code Virtual Laboratory

IIIT Hyderabad

1. Schematic Design Of Transistor Level Inverter using SPICE Code
Link

2. Schematic Design Of Transistor Level NAND & NOR Gate using SPICE Code
Link

3. Schematic Design Of Transistor Level XOR & XNOR Gate using SPICE Code
Link

4. Schematic Design Of Pass Transistor Logic using SPICE Code
Link

5. Schematic Design Of Multiplexer using SPICE Code
Link

6. Schematic Design Of D-Latch using SPICE Code - https://github
Link

7. Schematic Design Of D-Flip-Flop using SPICE Code - https://github
Link

Foundations in Semiconductor Physics Lab

IIIT Hyderabad

1. Schrodinger Wave Equation and Solution
Link

2. Carrier Transport
Link

3. PN Junction Diode
Link

4. MOS Capacitors
Link

5. Metal-Semiconductor Junctions
Link

6. Non Uniform Doping Of Semiconductor
Link

7. Density of States
Link

8. Carrier Density
Link

Signals and Systems Lab

IIIT Hyderabad

1. Signal representation using orthogonal basis: orthogonality & signal representation, DFT basis, other orthogonal basis examples
Link

2. Stability of systems: what is stable system, BIBO stability, stability of LTI systems
Link

3. LTI system analysis: impulse response and step response, relation between them
Link

4. LTI system analysis: magnitude and phase response, filter interpretation
Link

5. Periodic signals: Fourier series of periodic signals, periodic signal inputs to LTI systems, quasi-periodic signals, finding period from convolution and peak picking
Link

6. Signal synthesis: synthesize harmonic signals, combine harmonics to generate a musical signal, listen to synthesized audio file
Link

7. Laplace transform (for continuous-time signals & systems): eigenfunctions of LTI systems, region of convergence (ROC), effect of poles & zeros on system properties, solve ODE, frequency response using geometric analysis
Link

8. Z-transform (for discrete-time signals & systems): ROC, poles and zeros, system properties, frequency analysis
Link

Analog and Digital Communication Lab

IIT Delhi

1. Understand various matrix operations, matrix decompositions, factorization and related operations.
Link

10. Study of Modulation schemes with Memory, like MSK, GMSK etc.
Link

11. Study of Frequency/Time division multiplexed schemes
Link

2. Understand various signal processing tools like Fourier series, Fourier transform, Power spectral density etc. for analyzing the signal
Link

3. Study the statistical properties of the output response of a system when the input is wide sense stationary
Link

4. Analog amplitude, frequency and phase modulation and demodulation with spectrum analysis
Link

5. DSB-SC, SSB-SC Modulator & Detector
Link

6. Pulse Amplitude Modulation (PAM), Pulse Width Modulation (PWM), Pulse Position Modulation(PPM), Delta Modulation, Pulse Coded Modulation & their Demodulation
Link

7. Amplitude shift keying, Frequency Shift Keying, Binary Phase Shift Keying: Generation and Detection
Link

8. Pass band implementation of Amplitude shift keying, Frequency Shift Keying, Binary Phase Shift Keying: Generation and Detection
Link

9. Study of effect of channel on system with various modulation
Link

Optical Communication (Fiber Optics) Virtual Lab

IIT Roorkee

1. Characterisation of LED.
Link

2. Characterisation of LASER Diode.
Link

3. Intensity Modulation of Laser Output through an Optical Fiber.
Link

4. Measurement of Data Rate for Digital Optical Link.
Link

5. Measurement of Numerical Aperture.
Link

6. Measurement of Losses in Plastic Fiber.
Link

7. Characteristics of Avalanche Photo Diode (APD).
Link

8. Optical Power Measurements.
Link

Analog and Digital Electronics II

IIT Roorkee

1. Characteristic parameters of Op-Amp
Link

2. Mathematical operations using Op-Amp
Link

3. Generation of Sawtooth wave using Op-Amp
Link

4. To design a Touch sensor circuit using Bipolar Junction Transistor (BJT)
Link

5. To study the astable multivibrator using 555 Timer IC
Link

6. To design a delay timer circuit using 555 timer IC
Link

7. To study the bistable multivibrator using 555 Timer IC
Link

8. To design a regulated power supply
Link

Analog and Digital Electronics I

IIT Roorkee

1. Familiarization with general bread board.
Link

2. Familiarization of ICs.
Link

3. To verify De-Morgan's theorems
Link

4. 4 to 16 decoder using 3 to 8 decoder IC (74138)
Link

5. Full Subtractor using 4:1 MUX.
Link

6. To design a BCD to Decimal decoder.
Link

7. Even/Odd Parity Generator.
Link

8. Generation of clock using NAND and NOR gate.
Link

9. Application of basic logic gates in fire and burglar alarms.
Link

Microwave Engineering Lab

IIT Roorkee

1. Familiarization with the Microwave Laboratory Equipment.
Link

2. Characteristics of Reflex Klystron.
Link

3. V-I Characteristics of Gunn Diode.
Link

4. To Study the Basic Properties of E-plane Tee, H-plane Tee and Magic Tee.
Link

5. To Measure the Scattering Parameters of Circulator.
Link

6. Directional Coupler Characteristics.
Link

7. To Study the Properties of Magic Tee and Determining the Scattering Parameters of Magic Tee.
Link

8. To Plot the Radiation Pattern and Determining Gain of a Pyramidal Horn Antenna.
Link

Power Electronics Lab

IIT Roorkee

1. Voltage Current Characteristics of Insulated Gate Bipolar Transistor (IGBT)
Link

10. Unipolar PWM Single Phase Inverter with RL Load
Link

11. Three Phase VSI with 120° and 180° Conduction Mode
Link

12. Three Phase Voltage Source Inverter with SPWM
Link

13. Single Phase Semi-Converter with R Load, RL Load and RLE Load
Link

2. Single Phase Half Wave Silicon Controlled Rectifier with R Load, RL Load & RLE Load
Link

3. Single Phase Full Wave Silicon Controlled Rectifier with R Load, RL Load & RLE Load
Link

4. Three Phase Half Wave Silicon Controlled Rectifier with R Load and RL Load
Link

5. Three Phase Full Wave Silicon Controlled Rectifier with R Load, RL Load & RLE Load
Link

6. Single Phase Full Wave Mid-point Converter with R Load and RL Load
Link

7. Step-up Chopper with R Load
Link

8. Step-down Chopper with R Load
Link

9. Bipolar PWM Single Phase Inverter with RL Load
Link

VLSI Design Verification Lab

NITK Surathkal

1. Detection of both SA0 and SA1 faults on a VLSI circuit that represents 3–input ODD function
Link

10. Detection of SA1 faults on a VLSI circuit for 4x16 decoder constructed with two 3x8 decoders
Link

11. Detection of SA0 faults on a VLSI circuit for 4-input Priority Encoder circuit
Link

12. Detection of SA1 faults on a VLSI circuit for 4-input Priority Encoder circuit
Link

2. Detection of both SA0 and SA1 faults on a VLSI circuit that represents 3–input EVEN function
Link

3. Detection of both SA0 and SA1 faults on a VLSI circuit for 3-bit EVEN parity generator circuit
Link

4. Detection of both SA0 and SA1 faults on a VLSI circuit for 4-bit EVEN parity checker circuit
Link

5. Detection of SA0 faults on selected I/O wires of a VLSI circuit for BCD-to-excess-3 code converter
Link

6. Detection of SA1 faults on selected I/O wires of a VLSI circuit for BCD-to-excess-3 code converter
Link

7. Detection of SA0 faults on a VLSI circuit for 2x1 multiplexer (mux)
Link

8. Detection of SA1 faults on a VLSI circuit for 2x1 multiplexer (mux)
Link

9. Detection of SA0 faults on a VLSI circuit for 4x16 decoder constructed with two 3x8 decoders
Link